Tuesday, 31 July 2018

Upcoming /Latest Govt Jobs Notifications

Job TitleDept/SectorEligibilityLast Date
Bill Collector - 124 PostsTelangana State Public Service Commission (TSPSC)Graduation Degree10-08-2018
Lecturer - 598 PostsPublic Service Commission, West Bengal (PSCWB)Graduation Degree/Post Graduation Degree13-08-2018
Jr. T-Mate & Jr. Helper - 799 PostsHimachal Pradesh State Electricity Board (HPSEB)10th18-08-2018
Apply Online for NMIMSNarsee Monjee Institute of Management Study (NMIMS)Graduation Degree15-10-2018
Works Accountant - 200 PostsPublic Service Commission, West Bengal (PSCWB)Graduation Degree in Commerce/Science09-08-2018
Agriculture Technical Assistant - 2,059 PostsUttar Pradesh Subordinate Service Selection Commission (UPSSSC)Bachelor's Degree in Agriculture23-08-2018
Constable (GD) - 54,953 PostsStaff Selection Commission (SSC)10th24-08-2018
Trade Apprentice - 197 PostsBharat Heavy Electricals Limited (BHEL)10th/ITI05-08-2018
Assistant Professor - 1,118 PostsJharkhand Public Service Commission (JPSC)Post-Graduation Degree31-08-2018
Assistant - 685 PostsThe New India Assurance Company Limited (NIACL)Graduation Degree31-07-2018
Constable - 623 PostsRajasthan Police8th10-08-2018
Manager & Junior Executive - 908 PostsAirports Authority of India (AAI)Graduation Degree/Post Graduation Degree16-08-2018
Sub-Inspector of Schools - 338 PostsPublic Service Commission, West Bengal (PSCWB)Bachelor's Degree in Teaching/Education06-08-2018
Oath Commissioner - 834 PostsKarnataka High CourtGraduation Degree in Law31-07-2018
Technician, Jr. Driver & More - 245 PostsMineral Exploration Corporation Limited (MECL)10th/ITI16-08-2018
SSC - 191 PostsIndian ArmyB.E./B.Tech.09-08-2018
Nursing Officer, Pharmacist & More - 1,650 PostsDelhi Subordinate Services Selection Board (DSSSB)B.Pharmacy/Nursing Certificate13-08-2018
Stenographer - 1,085 PostsRajasthan Subordinate and Ministerial Service Selection Board (RSMSSB)NIELIT/COPA/Degree/Diploma10-08-2018
Sub-Inspector - 309 PostsTamil Nadu Uniformed Services Recruitment Board (TNUSRB)B.E./B.Tech./Diploma (ECE)10-08-2018
Specialist Doctor - 408 PostsState Health Society (SHS) BiharMD/DNB/Diploma31-07-2018
PCS, RFO & More - 924 PostsUttar Pradesh Public Service Commission (UPPSC)Bachelor's Degree06-08-2018
Agriculture Supervisor - 1,832 PostsRajasthan Subordinate and Ministerial Service Selection Board (RSMSSB)B.Sc. (Agriculture)03-08-2018
Trade Apprentice - 432 PostsSouth East Central Railway (SECR)10th/ITI31-07-2018
Forest Apprentice - 158 PostsTamil Nadu Public Service Commission (TNPSC)Bachelor's Degree01-08-2018
NMAT 2018 NotificationNarsee Monjee Institute of Management Study (NMIMS)Bachelor's Degree03-10-2018

Wednesday, 16 August 2017

BY DINESH THAKUR
An operator is a symbol which helps the user to command the computer to do a certain mathematical or logical manipulations. Operators are used in C++ language program to operate on data and variables. C++ has a rich set of operators which can be classified as
(1) Arithmetic Operators
(2) Relational Operators
(3) Logical Operators
(4) Assignment Operators
(5) Increments and Decrement Operators
(6) Conditional Operators
(7) Bitwise Operators
(8) Special Operators

(1) Arithmetic Operators : All the basic arithmetic operations can be carried out in C++. All the operators have almost the same meaning as in other languages. Both unary and binary operations are available in C++ language. Unary operations operate on a singe operand, therefore the number 5 when operated by unary – will have the value –5.
Examples of arithmetic operators are :
x + y
x - y
-x + y
a * b + c
-a * b
etc.,


here a, b, c, x, y are known as operands. The modulus operator is a special operator in C++ language which evaluates the remainder of the operands after division.
Integer Arithmetic : When an arithmetic operation is performed on two whole numbers or integers than such an operation is called as integer arithmetic. It always gives an integer as the result. Let x = 27 and y = 5 be 2 integer numbers.
Then the integer operation leads to the following results :
x + y = 32
x – y = 22
x * y = 115
x % y = 2
x / y = 5
In integer division the fractional part is truncated.
Floating Point Arithmetic : When an arithmetic operation is preformed on two real numbers or fraction numbers such an operation is called floating point arithmetic. The floating point results can be truncated according to the properties requirement. The remainder operator is not applicable for floating point arithmetic operands.
Let x = 14.0 and y = 4.0 then
x + y = 18.0
x – y = 10.0
x * y = 56.0
x / y = 3.50
Mixed mode arithmetic : When one of the operand is real and other is an integer and if the arithmetic operation is carried out on these 2 operands then it is called as mixed mode arithmetic. If any one operand is of real type then the result will always be real thus 15/10.0 = 1.5.
(2) Relational Operators : Often it is required to compare the relationship between operands and bring out a decision and program accordingly. This is when the relational operator come into picture. C++ supports the following relational operators.
It is required to compare the marks of 2 students, salary of 2 persons, we can ompare them using relational operators. A simple relational expression contains only one relational operator and takes the following form :
exp1 relational operator exp2
Where exp1 and exp2 are expressions, which may be simple constants, variables or combination of them. Given below is a list of examples of relational expressions and evaluated values.
6.5 <= 25 TRUE
-65 > 0 FALSE
10 < 7 + 5 TRUE
Relational expressions are used in decision making statements of C++ language such as if, while and for statements to decide the course of action of a running program
(3) Logical Operators : C++ has the following logical operators, they compare or evaluate logical and relational expressions.

Logical AND (&&) : This operator is used to evaluate 2 conditions or expressions with relational operators simultaneously. If both the expressions to the left and to the right of the logical operator is true then the whole compound expression is true.
Example :
a > b && x = = 10
The expression to the left is a > b and that on the right is x == 10 the whole expression is true only if both expressions are true i.e., if a is greater than b and x is equal to 10.
Logical OR (||) : The logical OR is used to combine 2 expressions or the condition evaluates to true if any one of the 2 expressions is true.
Example :
a < m || a < n
The expression evaluates to true if any one of them is true or if both of them are true. It evaluates to true if a is less than either m or n and when a
is less than both m and n.
Logical NOT (!) : The logical not operator takes single expression and evaluates to true if the expression is false and evaluates to false if the expression is true. In other words it just reverses the value of the expression.
For example :
! (x >= y)
The NOT expression evaluates to true only if the value of x is neither greater than or equal to y.
(4) Assignment Operators : The Assignment Operator evaluates an expression on the right of the expression and substitutes it to the value or variable on the left of the expression.
Example :
x = a + b
Here the value of a+b is evaluated and substituted to the variable x. In addition, C++ has a set of shorthand assignment operators of the form.
var oper = exp;
Here var is a variable, exp is an expression and oper is a C++ binary arithmetic operator. The operator oper = is known as shorthand assignment operator.
Example :
x + = 1 is same as x = x + 1
The commonly used shorthand assignment operators are as follows:


Thursday, 29 June 2017

           DYNAMIC RAM
INTRODUCTION :
Dynamic random-access memory (DRAM) is a type of random-access memory that stores each bit of data in a separate capacitor within an integrated circuit. The capacitor can be either charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. Since even "nonconducting" transistors always leak a small amount, the capacitors will slowly discharge, and the information eventually fades unless the capacitor charge is refreshed periodically. Because of this refresh requirement, it is a dynamic memory as opposed to static random-access memory (SRAM) and other static types of memory. Unlike flash memory, DRAM is volatile memory (vs. non-volatile memory), since it loses its data quickly when power is removed. However, DRAM does exhibit limited data remanence.
DRAM is widely used in digital electronics where low-cost and high-capacity memory is required. One of the largest applications for DRAM is the main memory (colloquially called the "RAM") in modern computers; and as the main memories of components used in these computers such as graphics cards (where the "main memory" is called the graphics memory). In contrast, SRAM, which is faster and more expensive than DRAM, is typically used where speed is of greater concern than cost, such as the cache memories in processors.
The advantage of DRAM is its structural simplicity: only one transistor and a capacitor are required per bit, compared to four or six transistors in SRAM. This allows DRAM to reach very high densities. The transistors and capacitors used are extremely small; billions can fit on a single memory chip. Due to the dynamic nature of its memory cells, DRAM consumes relatively large amounts of power, with different ways for managing the power consumption.[2]
Principles of operation[edit]
https://upload.wikimedia.org/wikipedia/commons/thumb/3/3d/Square_array_of_mosfet_cells_read.png/250px-Square_array_of_mosfet_cells_read.png
The principles of operation for reading a simple 4 by 4 DRAM array.
https://upload.wikimedia.org/wikipedia/commons/thumb/9/9c/DRAM_cell_field_%28details%29.png/250px-DRAM_cell_field_%28details%29.png
Basic structure of a DRAM cell array.
DRAM is usually arranged in a rectangular array of charge storage cells consisting of one capacitor and transistor per data bit. The figure to the right shows a simple example with a four-by-four cell matrix. Some DRAM matrices are many thousands of cells in height and width.[8][9]
The long horizontal lines connecting each row are known as word-lines. Each column of cells is composed of two bit-lines, each connected to every other storage cell in the column (the illustration to the right does not include this important detail). They are generally known as the "+" and "−" bit lines.
Operations to read a data bit from a DRAM storage cell[edit]
1.     The sense amplifiers are disconnected.[10]
2.     The bit-lines are precharged to exactly equal voltages that are in between high and low logic levels (e.g., 0.5 V if the two levels are 0 and 1 V). The bit-lines are physically symmetrical to keep the capacitance equal, and therefore at this time their voltages are equal.[10]
3.     The precharge circuit is switched off. Because the bit-lines are relatively long, they have enough capacitance to maintain the precharged voltage for a brief time. This is an example of dynamic logic.[10]
4.     The desired row's word-line is then driven high to connect a cell's storage capacitor to its bit-line. This causes the transistor to conduct, transferring charge from the storage cell to the connected bit-line (if the stored value is 1) or from the connected bit-line to the storage cell (if the stored value is 0). Since the capacitance of the bit-line is typically much higher than the capacitance of the storage cell, the voltage on the bit-line increases very slightly if the storage cell's capacitor is discharged and decreases very slightly if the storage cell is charged (e.g., 0.54 and 0.45 V in the two cases). As the other bit-line holds 0.50 V there is a small voltage difference between the two twisted bit-lines.[10]
5.     The sense amplifiers are now connected to the bit-lines pairs. Positive feedback then occurs from the cross-connected inverters, thereby amplifying the small voltage difference between the odd and even row bit-lines of a particular column until one bit line is fully at the lowest voltage and the other is at the maximum high voltage. Once this has happened, the row is "open" (the desired cell data is available).[10]
6.     All storage cells in the open row are sensed simultaneously, and the sense amplifier outputs latched. A column address then selects which latch bit to connect to the external data bus. Reads of different columns in the same row can be performed without a row opening delay because, for the open row, all data has already been sensed and latched.[10]
7.     While reading of columns in an open row is occurring, current is flowing back up the bit-lines from the output of the sense amplifiers and recharging the storage cells. This reinforces (i.e. "refreshes") the charge in the storage cell by increasing the voltage in the storage capacitor if it was charged to begin with, or by keeping it discharged if it was empty. Note that due to the length of the bit-lines there is a fairly long propagation delay for the charge to be transferred back to the cell's capacitor. This takes significant time past the end of sense amplification, and thus overlaps with one or more column reads.[10]
8.     When done with reading all the columns in the current open row, the word-line is switched off to disconnect the storage cell capacitors (the row is "closed") from the bit-lines. The sense amplifier is switched off, and the bit-lines are precharged again.[10]

CONCLUSION:

                  The most significant change, and the primary reason that SDRAM has supplanted asynchronous RAM, is the support for multiple internal banks inside the DRAM chip. Using a few bits of "bank address" which accompany each command, a second bank can be activated and begin reading data while a read from the first bank is in progress. By alternating banks, an SDRAM device can keep the data bus continuously busy, in a way that asynchronous DRAM cannot.

Upcoming /Latest Govt Jobs Notifications Job Title Dept/Sector Eligibility Last Date Bill Collector - 124 Posts Telangana State Public ...